

# Computer Architecture

## Assignment 9

**Due: Next section.** (*one day before if you submit by email*)

Notes: This assignment is individual assignment, every student should complete by himself.

---

### 1. (5 Points) True or False? Why?:

- The main goal of Pipelining is to reduce the cost.
- Output dependence and Anti dependence is not a real data dependences.
- Ideal pipelining requires uniform suboperations.
- MIPs processor architecture use scoreboard interlocking technique to detect and eliminate the dependences.
- Resources contention problem has no visible solution yet.

### 2. (5 Points) Assume the 5 stages of 2 processors have the following latencies:

	Fetch	Decode	Execute	Memory	WriteBack
<b>a.</b>	300 ps	400 ps	350 ps	550 ps	100 ps
<b>b.</b>	200 ps	150 ps	100 ps	190 ps	140 ps

Note: Assume that when pipelining, each pipeline stage costs 20ps extra for the registers between pipeline stages.

**2.1 In a non-pipelined processor: what is the cycle time? What is the latency of an instruction? What is the throughput?**

**2.2 In a Pipelined processor: What is the cycle time? What is the latency of an instruction? What is the throughput?**

**2.3 If you could split one of the pipeline stages into 2 equal halves, which one would you choose? What is the new cycle time? What is the new latency? What is the new throughput?**

**2.4 What is the required conditions to perform an ideal pipelining for the second processor.**

