

# Computer Architecture

## Lecture 5: Multi-Cycle and Microprogrammed Microarchitectures

Dr. Ahmed Sallam  
Suez Canal University

Based on original slides by Prof. Onur Mutlu

# Agenda for Today & Next Few Lectures

---

- Single-cycle Microarchitectures
- Multi-cycle and Microprogrammed Microarchitectures
- **Pipelining**

# Readings for Today

---

- P&P, Revised Appendix C
  - Microarchitecture of the LC-3b
  - Appendix A (LC-3b ISA) will be useful in following this
- P&H, Appendix D
  - Mapping Control to Hardware
- Maurice Wilkes, "[The Best Way to Design an Automatic Calculating Machine](#)," Manchester Univ. Computer Inaugural Conf., 1951.

# Last Lecture

---

- Intro to Microarchitecture: Single-cycle Microarchitectures
  - Single-cycle vs. multi-cycle
  - Instruction processing “cycle”
  - Datapath vs. control logic
  - Hardwired vs. microprogrammed control
  - Performance analysis: Execution time equation
- Detailed walkthrough of a single-cycle MIPS implementation
  - Datapath
  - Control logic
  - Critical path analysis
- (Micro) architecture design principles


# Review: A Key System Design Principle

---

- Keep it simple

- “Everything should be made as simple as possible, but no simpler.”

- Albert Einstein



- And, **keep it low cost**: “An engineer is a person who can do for a dime what any fool can do for a dollar.”



- For more, see:

- Butler W. Lampson, “**Hints for Computer System Design**,” ACM Operating Systems Review, 1983.

- <http://research.microsoft.com/pubs/68221/acrobat.pdf>

# Review: (Micro)architecture Design Principles

---

- **Critical path design**
  - Find and **decrease the maximum combinational logic delay**
  - Break a path into multiple cycles if it takes too long
  
- **Bread and butter (common case) design**
  - **Spend time and resources on where it matters most**
    - i.e., improve what the machine is really designed to do
  - Common case vs. uncommon case
  
- **Balanced design**
  - **Balance** instruction/data flow through hardware components
  - **Design to eliminate bottlenecks**: balance the hardware for the work

# Review: Single-Cycle Design vs. Design Principles

---

- Critical path design
- Common case design (Bread and butter)
- Balanced design

*How does a single-cycle microarchitecture fare in light of these principles?*

# Multi-Cycle Microarchitectures

# Multi-Cycle Microarchitectures

---

- Goal: Let each instruction take (close to) only as much time it really needs
- Idea
  - Determine clock cycle time independently of instruction processing time
  - Each instruction takes as many clock cycles as it needs to take
    - Multiple state transitions per instruction
    - The states followed by each instruction is different

# Benefits of Multi-Cycle Design

---

- **Critical path design**
  - Can keep reducing the critical path independently of the worst-case processing time of any instruction
- **Bread and butter (common case) design**
  - Can optimize the number of states it takes to execute “important” instructions that make up much of the execution time
- **Balanced design**
  - No need to provide more capability or resources than really needed
    - An instruction that needs resource X multiple times does not require multiple X's to be implemented
    - Leads to more efficient hardware: Can reuse hardware components needed multiple times for an instruction

# Remember: Performance Analysis

---

- Execution time of an instruction
  - $\{\text{CPI}\} \times \{\text{clock cycle time}\}$
- Execution time of a program
  - Sum over all instructions [ $\{\text{CPI}\} \times \{\text{clock cycle time}\}$ ]
  - $\{\#\text{ of instructions}\} \times \{\text{Average CPI}\} \times \{\text{clock cycle time}\}$
- Single cycle microarchitecture performance
  - $\text{CPI} = 1$
  - Clock cycle time = long
- Multi-cycle microarchitecture performance
  - $\text{CPI} = \text{different for each instruction}$ 
    - Average CPI  $\rightarrow$  hopefully small
  - Clock cycle time = short

**Now, we have  
two degrees of freedom  
to optimize independently**

# A Multi-Cycle Microarchitecture

## *A Closer Look*


# Microprogrammed Multi-Cycle uArch

---

- Key Idea for Realization
  - One can implement the “process instruction” step as a finite state machine that sequences between states and eventually returns back to the “fetch instruction” state
  - A state is defined by the control signals asserted in it
  - Control signals for the next state determined in current state

# The Instruction Processing Cycle

---



# A Basic Multi-Cycle Microarchitecture

---

- Instruction processing cycle divided into “states”
  - A stage in the instruction processing cycle can take multiple states
- A multi-cycle microarchitecture sequences from state to state to process an instruction
  - The behavior of the machine in a state is completely determined by control signals in that state
- The behavior of the entire processor is specified fully by a *finite state machine*

# Microprogrammed Control Terminology

---


- Control signals associated with the current state
  - **Microinstruction**
- Act of transitioning from one state to another
  - Determining the next state and the microinstruction for the next state
  - **Microsequencing**
- **Microsequencer** determines which set of control signals will be used in the next clock cycle (i.e., next state)
- **Control store** stores control signals for every possible state
  - Store for microinstructions for the entire FSM

# What Happens In A Clock Cycle?

---


- The control signals (microinstruction) for the current state control two things:
  - Processing in the data path
  - Generation of control signals (microinstruction) for the next cycle
  - *See Supplemental Figure 1 (next slide)*
- Datapath and microsequencer operate concurrently
- Question: why not generate control signals for the current cycle in the current cycle?
  - This will lengthen the clock cycle
  - Why would it lengthen the clock cycle?
  - *See Supplemental Figure 2*

# A Clock Cycle



# A Bad Clock Cycle!

Alternative - A BAD ONE!



- ① Generation of Control Signals for Cycle  $N$
- ② Processing for Datapath for Cycle  $N$

Step ② is dependent on Step ①

If Step ① takes non-zero time (it does!), clock cycle increases unnecessarily

→ Violates the "Critical Path Design" principle

Fig 2

# LC-3b Instructions set

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADD <sup>+</sup>	0001				DR		SR1			A	op.spec					
AND <sup>+</sup>	0101				DR		SR1			A	op.spec					
BR	0000				n	z	p	PCoffset9								
JMP	1100				000		BaseR			000000						
JSR(R)	0100				A	operand.specifier										
LDB <sup>+</sup>	0010				DR		BaseR			boffset6						
LDW <sup>+</sup>	0110				DR		BaseR			offset6						
LEA <sup>+</sup>	1110				DR		PCoffset9									
RTI	1000				000000000000											
SHF <sup>+</sup>	1101				DR		SR		A	D	amount4					
STB	0011				SR		BaseR			boffset6						
STW	0111				SR		BaseR			offset6						
TRAP	1111				0000			trapvect8								
XOR <sup>+</sup>	1001				DR		SR1			A	op.spec					
not used	1010															
not used	1011															

# A Simple LC-3b Control and Datapath

More information: Read Appendix C (P&P)




Figure C.1: Microarchitecture of the LC-3b, major components

# What Determines Next-State Control Signals?

---

- What is happening in the current clock cycle
  - See the 9 control signals coming from “Control” block
    - What are these for?
- The instruction that is being executed
  - IR[15:11] coming from the Data Path
- Whether the condition of a branch is met, if the instruction being processed is a branch
  - BEN bit coming from the datapath
- Whether the memory operation is completing in the current cycle, if one is in progress
  - R bit coming from memory


# The State Machine for Multi-Cycle Processing

---

- The behavior of the LC-3b uarch is completely determined by
  - the 35 control signals and
  - additional 7 bits that go into the control logic from the datapath
- 35 control signals completely describe the state of the control structure
- We can completely describe the behavior of the LC-3b as a state machine, i.e. a directed graph of
  - Nodes (one corresponding to each state)
  - Arcs (showing flow from each state to the next state(s))

# An LC-3b State Machine

- Each state must be uniquely specified
  - Done by means of *state variables*
- 31 distinct states in this LC-3b state machine
  - Encoded with 6 state variables
- Examples
  - State 18,19 correspond to the beginning of the instruction processing cycle
  - Fetch phase: state 18, 19 → state 33 → state 35
  - Decode phase: state 32



# LC-3b State Machine: Some Questions


---


- How many cycles does the fastest instruction take?
- How many cycles does the slowest instruction take?
- Why does the BR take as long as it takes in the FSM?
- What determines the clock cycle time?

# LC-3b Datapath


---

- Patt and Patel, [Appendix C, Figure C.3](#)
- Single-bus datapath design
  - At any point only one value can be “gated” on the bus (i.e., can be driving the bus)
  - Advantage: Low hardware cost: one bus
  - Disadvantage: Reduced concurrency – if instruction needs the bus twice for two different things, these need to happen in different states
- Control signals (26 of them) determine what happens in the datapath in one clock cycle
  - Patt and Patel, [Appendix C, Table C.1](#)






(a)



(b)

Remember the MIPS datapath



(c)

Signal Name	Signal Values	
LD.MAR/1:	NO, LOAD	
LD.MDR/1:	NO, LOAD	
LD.IR/1:	NO, LOAD	
LD.BEN/1:	NO, LOAD	
LD.REG/1:	NO, LOAD	
LD.CC/1:	NO, LOAD	
LD.PC/1:	NO, LOAD	
GatePC/1:	NO, YES	
GateMDR/1:	NO, YES	
GateALU/1:	NO, YES	
GateMARMUX/1:	NO, YES	
GateSHF/1:	NO, YES	
PCMUX/2:	PC+2 BUS ADDER	;select pc+2 ;select value from bus ;select output of address adder
DRMUX/1:	11.9 R7	;destination IR[11:9] ;destination R7
SR1MUX/1:	11.9 8.6	;source IR[11:9] ;source IR[8:6]
ADDR1MUX/1:	PC, BaseR	
ADDR2MUX/2:	ZERO offset6 PCoffset9 PCoffset11	;select the value zero ;select SEXT[IR[5:0]] ;select SEXT[IR[8:0]] ;select SEXT[IR[10:0]]
MARMUX/1:	7.0 ADDER	;select LSHF(ZEXT[IR[7:0]],1) ;select output of address adder
ALUK/2:	ADD, AND, XOR, PASSA	
MIO.EN/1:	NO, YES	
R.W/1:	RD, WR	
DATA.SIZE/1:	BYTE, WORD	
LSHF1/1:	NO, YES	

Table C.1: Data path control signals

# LC-3b Datapath: Some Questions


---


- How does instruction fetch happen in this datapath according to the state machine?
- What is the difference between gating and loading?
- Is this the smallest hardware you can design?

# LC-3b Microprogrammed Control Structure

---

- Patt and Patel, Appendix C, Figure C.4
- Three components:
  - Microinstruction, control store, microsequencer
- **Microinstruction**: control signals that control the datapath (26 of them) and help determine the next state (9 of them)
- Each microinstruction is stored in a *unique location* in the **control store** (a special memory structure)
- *Unique location*: address of the state corresponding to the microinstruction
  - Remember each state corresponds to one microinstruction
- **Microsequencer** determines the address of the next microinstruction (i.e., next state)





LC-3b Microsequencer

IRD	Cmd	J	LDMMR	LDMDR	LDJR	LDJEN	LDREG	LDCC	LDPC	GenTC	GenMDR	GenALU	GenMARMU	GenSRIF	PCMDX	DRMLX	SRINDX	ADDRUMUX	ADDRZMUX	MARMUX	ALUK	MIOFEN	R-W	DATA-SIZE	LSHIF	
																									000000 (State 0)	
																										000001 (State 1)
																										000010 (State 2)
																										000011 (State 3)
																										000100 (State 4)
																										000101 (State 5)
																										000110 (State 6)
																										000111 (State 7)
																										001000 (State 8)
																										001001 (State 9)
																										001010 (State 10)
																										001011 (State 11)
																										001100 (State 12)
																										001101 (State 13)
																										001110 (State 14)
																										001111 (State 15)
																										010000 (State 16)
																										010001 (State 17)
																										010010 (State 18)
																										010011 (State 19)
																										010100 (State 20)
																										010101 (State 21)
																										010110 (State 22)
																										010111 (State 23)
																										011000 (State 24)
																										011001 (State 25)
																										011010 (State 26)
																										011011 (State 27)
																										011100 (State 28)
																										011101 (State 29)
																										011110 (State 30)
																										011111 (State 31)
																										100000 (State 32)
																										100001 (State 33)
																										100010 (State 34)
																										100011 (State 35)
																										100100 (State 36)
																										100101 (State 37)
																										100110 (State 38)
																										100111 (State 39)
																										101000 (State 40)
																										101001 (State 41)
																										101010 (State 42)
																										101011 (State 43)
																										101100 (State 44)
																										101101 (State 45)
																										101110 (State 46)
																										101111 (State 47)
																										110000 (State 48)
																										110001 (State 49)
																										110010 (State 50)
																										110011 (State 51)
																										110100 (State 52)
																										110101 (State 53)
																										110110 (State 54)
																										110111 (State 55)
																										111000 (State 56)
																										111001 (State 57)
																										111010 (State 58)
																										111011 (State 59)
																										111100 (State 60)
																										111101 (State 61)
																										111110 (State 62)
																										111111 (State 63)

## Control Store


# LC-3b Microsequencer

---

- Patt and Patel, Appendix C, Figure C.5
- The purpose of the microsequencer is to determine the address of the next microinstruction (i.e., next state)
- Next address depends on 9 control signals (plus 7 data signals)

Signal Name	Signal Values
J/6:	
COND/2:	COND <sub>0</sub> ;Unconditional
	COND <sub>1</sub> ;Memory Ready
	COND <sub>2</sub> ;Branch
	COND <sub>3</sub> ;Addressing Mode
IRD/1:	NO, YES

Table C.2: Microsequencer control signals



# The Microsequencer: Some Questions

---

- When is the IRD signal asserted?
- What happens if an illegal instruction is decoded?
- What are condition (COND) bits for?
- How is variable latency memory handled?
- How do you do the state encoding?
  - Minimize number of state variables (~ control store size)
  - Start with the 16-way branch
  - Then determine constraint tables and states dependent on COND

# An Exercise in Microprogramming



# End of the Exercise in Microprogramming

# The Control Store: Some Questions

---

- What control signals can be stored in the control store?

vs.

- What control signals have to be generated in hardwired logic?
  - i.e., what signal cannot be available without processing in the datapath?
- Remember the MIPS datapath
  - One PCSrc signal depends on processing that happens in the datapath (bcond logic)

# Variable-Latency Memory

---

- The ready signal (R) enables memory read/write to execute correctly
  - Example: transition from state 33 to state 35 is controlled by the R bit asserted by memory when memory data is available
- Could we have done this in a single-cycle microarchitecture?

# The Microsequencer: Advanced Questions

---

- What happens if the machine is interrupted?
- What if an instruction generates an exception?
- How can you implement a complex instruction using this control structure?
  - Think REP MOVS

# Advantages of Microprogrammed Control

---

- Allows a very simple design to do powerful computation by controlling the datapath (using a sequencer)
  - High-level ISA translated into microcode (sequence of microinstructions)
  - Microcode (ucode) enables a minimal datapath to emulate an ISA
  - Microinstructions can be thought of as a **user-invisible ISA (micro ISA)**
- Enables easy extensibility of the ISA
  - Can support a new instruction by changing the microcode
  - Can support complex instructions as a sequence of simple microinstructions
- If I can sequence an arbitrary instruction then I can sequence an arbitrary “program” as a microprogram sequence
  - will need some new state (e.g. loop counters) in the microcode for sequencing more elaborate programs

# Update of Machine Behavior

---

- The ability to update/patch microcode in the field (after a processor is shipped) enables
  - Ability to add new instructions without changing the processor!
  - Ability to “fix” buggy hardware implementations
- Examples
  - IBM 370 Model 145: microcode stored in main memory, can be updated after a reboot
  - IBM System z: Similar to 370/145.
    - Heller and Farrell, “[Millicode in an IBM zSeries processor](#),” IBM JR&D, May/Jul 2004.
  - B1700 microcode can be updated while the processor is running
    - User-microprogrammable machine!

# The Power of Abstraction

---

- The concept of a control store of microinstructions enables the hardware designer with a new abstraction: **microprogramming**
- The designer can translate any desired operation to a sequence of microinstructions
- All the designer needs to provide is
  - The sequence of microinstructions needed to implement the desired operation
  - The ability for the control logic to correctly sequence through the microinstructions
  - Any additional datapath control signals needed (no need if the operation can be “translated” into existing control signals)

# Aside: Alignment Correction in Memory

---

- Remember unaligned accesses
- LC-3b has byte load and byte store instructions that move data not aligned at the word-address boundary
  - Convenience to the programmer/compiler
- How does the hardware ensure this works correctly?
  - Take a look at state 29 for LDB
  - States 24 and 17 for STB
  - Additional logic to handle unaligned accesses

# Aside: Memory Mapped I/O

---

- Address control logic determines whether the specified address of LDx and STx are to memory or I/O devices
- Correspondingly enables memory or I/O devices and sets up muxes
- Another instance where the final control signals (e.g., MEM.EN or INMUX/2) cannot be stored in the control store
  - These signals are dependent on address